
W9412G6IH
11.13 Read Interrupted by Write & BST (BL = 8)
Burst Read cycle must be terminated by BST Command to avoid I/O conflict.
11.14 Read Interrupted by Precharge (BL = 8)
CLK
CLK
CMD
READ
PRE
CAS Latency = 2
DQS
CAS Latency
DQ
Q0
Q1
Q2
Q3
Q4
Q5
CAS Latency = 3
DQS
CAS Latency
DQ
Q0
Q1
Q2
Q3
Q4
Q5
Publication Release Date: Sep. 16, 2009
- 45 -
Revision A06